Development of Type-2 Hypervisor for MIPS64 Based Systems

July 15

2013 [1st Deliverable]

This document reports on the implementation 1^{st} challenges faced during deliverable of "Development of Type 2 Hypervisor for MIPS64 based Systems" project, funded by National ICT R & D Fund Pakistan. This report starts with brief description of project objectives, technical details of our approach, challenges and their solutions. Complete description of testing infrastructure, test cases and test results are discussed later on. The report concludes with the impact of 1st deliverable on the overall project progress.

Test Cases Result Report







High Performance Computing and Networking Laboratory HPCNL Al-Khwarizmi Institute of Computer Science, University of Engineering and Technology Lahore Pakistan

1. Project Description

The main objective of this project is to develop an open source Type 2 hypervisor, for Linux-based MIPS64 embedded devices. Type-2 means that it is a hosted hypervisor which runs on MIPS64 based Linux systems as a Linux process. It is intended that the hypervisor will (1) support installation and execution of un-modified MIPS64 Linux guest(s) on un-modified MIPS64 Linux host (2) take advantage of virtualization for improved hardware utilization and performance optimization, by using multiple MIPS cores. Our focus on MIPS is due to the fact that MIPS based systems are lagging behind in the use of virtualization. One of the reasons is that many MIPS based processors are used in low end consumer devices like TV set top box, GPS navigation system and printers. There isn't a clear cut use case for virtualization here. But few of the MIPS vendors target higher end embedded devices like network switches and routers, GSM/LTE base station equipment and MIPS based blade servers. There are clear-cut virtualization use cases for this higher-end MIPS segment.

The hypervisor is named "hypervisor2", where "2" stands for type 2. The development started on April 1, 2013 and first deliverable is due after 3.5 months i.e. July 15, 2013. In first deliverable, we need to build the required infrastructure. The infrastructure should print guest kernel banner on console, at the end of 1st deliverable.

2.Development Strategy

We are following a hybrid approach to develop hypervisor2. Executable binary is loaded in the address space of hypervisor2 and mapped to a known memory address. Traditional trap-and-emulate technique is used to take control of each instruction. Hybrid approach works as following:

- 1. If the instruction is privileged, it is emulated.
- 2. If the instruction manipulates ${\rm sp}$, ${\rm gp}$ and/or ${\rm k0}$ registers, it is dynamically patched before execution.
- 3. Otherwise, the instruction is executed directly on hardware as it is.

3.1. Challenges and Solutions

Development of a hypervisor is quite challenging. Runtime systems like hypervisor are typically sensitive to runtime overhead. Runtime overheads, like that of emulation, result in significant performance degradation if not taken care of. To reduce runtime overhead, our initial strategy was to emulate privileged instructions only and execute rest of the instructions on bare metal (hardware). On execution of privileged instruction in user mode, a trap is generated (i.e. SIGILL signal is raised). We implemented a signal handler that catches signal, fetch/decode the instruction and emulate its behavior.

Challenge 1

Standard C library (i.e. glibc) does not allow modification of sp (\$29) and gp (\$28) registers in user mode. Non-privileged instructions dealing with these registers can't be executed directly on hardware. Similarly, K0 (\$26) and K1 (\$27) registers produce unexpected results because they are interrupt handling registers used by kernel and potentially not used by user programs.

Solution 1

In addition to emulation of privileged instructions, we implemented the code for emulation of non-privileged instructions involving qp and sp register.

Challenge 2

The next challenge was that any instruction can potentially manipulate gp and sp registers and we may end up in emulating all instructions, resulting in poor performance.

Solution 2

We implemented code for dynamic code patching and patched all instructions involving sp(\$29), gp(\$28) and k1(\$27) registers. Patched instructions were harmlessly executed on hardware and contents of corresponding registers were updated later (in a trap handler).

Challenge 3

To ensure correct execution of guest code, we need to use debugger extensively during development. With the increasing number of executed instructions, debugging information becomes complex and hard to read. In case of an error condition, we need to determine the instruction that produced error. Searching the error-causing instruction between two states of emulator is not a trivial task.

Solution 2

In this stage, we generate trap on every instruction so that debugging and testing could be made easier. Now, the guest code is executed using a hybrid approach: privileged instructions are emulated, instructions involving sp, gp, k0 registers are patched and the rest are allowed to execute on hardware unchanged.

4. Testing Infrastructure

Testing infrastructure involves MIPS64 evaluation board with multicore Octeon processor, hardware debugger (JTAG), development system and testing routines. We need rigorous testing to make sure that guest kernels run in complete isolation from each other and from host kernel. Similarly, on each instruction execution in virtualized environment, changes to system state should imitate the changes made by executing the same in real environment.

4.1.Test Cases

Hypervisor manipulates (i.e. emulation/code patching) guest code to use privileged hardware resources controlled by host kernel. Hence, various test cases are needed to make sure the consistency and integrity of guest code. During first deliverable, our focus is on four types of test cases.

4.1.1. Matching system states

In our case, system state consists of the values of general purpose registers and some of coprocessor 0 (CP0) registers at a particular instance. In order to verify the correct working of hypervisor, we run (same) executable binary directly on Cavium MIPS64 board and through hypervisor. We get real system state on each privileged instruction by using JTAG and compare both outputs (hypervisor and JTAG) for verification. JTAG provides the facility of setting hardware breakpoints at each privileged instruction to stop and take log of system state. Without setting breakpoints, it logs the state at every instruction execution.

4.1.2. Execution path

Due to emulation and code patching, guest code execution path may differ from that of the same binary running directly on board. Taking Log at breakpoints may fail due to unavailability of a priori information about execution path of guest code. For example, if guest code sway from the path containing some breakpoint, we would not be able to take system state at that breakpoint and state matching test result will be misleading.

Logging system state after each instruction execution could help in avoiding the situation of taking wrong execution path. This allows us to debug the potential causes of error (if any) by looking at system state before and after the execution of malfunctioning instruction. However, there is inherent overhead of logging state at each instruction execution. There were about 339351 instructions executed by u-boot. JTAG created a file of about 6MB in approximately 7 hours. Generated file contains data (i.e. general purpose registers + CPO registers content) of about 2600 states. To reduce state logging time, we decided to use a small binary (i.e. code for irrelevant external devices is commented out) and take log on Quick Emulator (QEMU). To take log on QEMU, we used the expertise of another HPCNL team working on a different project titled "System Mode Emulation in QEMU".

4.1.3. Comparing Console Output

On reaching the stage where console is get attached with our hypervisor, the binaries, executing within hypervisor, starts emitting messages on console. It serves as another way of validation, whereby output of our hypervisor is compared with that of real MIPS system.

4.1.4. Progress

The progress is tracked by identifying labeled blocks, in binary code. The blocks are identified by following the control flow of binary. When the instructions in one block are executed, its label is noted and control is conditionally/unconditionally transferred to the next block in control flow. This way we measure the progress that how many block have been executed and how many left.

Emulation and code patching may lead to infinite loops in the code. For example, if emulation/patching changes system state in such a way that control is transferred to one of prior blocks of the current block, the hypervisor will enter into an infinite loop. We need to avoid the situations like this in order to make progress.

4.2.Test Results

The sample output of system state test, hypervisor console, and execution path test is elaborated in this section.

4.2.1. Output of System State Matching Test

We trap at every instruction and create a state-file. We match this state file with qemu log state-file to see if any register contains different contents. Mismatches are written in other file as shown in figure 1.

Output_file.txt × Curve PC_E=0xfffffffc002700c PC_0=0xfffffffc002700c GP_Regs: 0x000000000000070 ** 0x0000000000000 0xffffffffffffff = 0xfffffffffffff R2: 0xfffffffffffffffff = 0xffffffffffffff R3: 0xffffffffffffffff = 0xffffffffffffffff R4: 0x0000000000000000 ** 0x0000000000000000 R5: 0xffffffffffffffffffffffffffffffffffff	📔 🖻 Open 👻 🕌 Save		ら Undo 🕝 🛛 🎽 🗄	🗎 Q. 🗭		
PC_E=0xfffffffc002700c PC_0=0xfffffffc002700c GP_Regs: 0x00000000000000000000000000000000000	Output_file.txt ×					
GP_Regs: 0x00000000000000000000000000000000000	*****					
0x00000000000000000000000000000000000	PC E=0xffffffffc002700c		PC 0=0xffffffffc00270)0c		
0xfffffffffffffffffffff == 0xffffffffffffffffffff R2: 0xffffffffffffffffffffffffff == 0xffffffffffffffffffffffffffffffffffff	_ GP_Regs:		-			
0xfffffffffffffffffffff == 0xffffffffffffffffffff R2: 0xffffffffffffffffffffffffff == 0xffffffffffffffffffffffffffffffffffff	0×0000000000000000000000000000000000000	**	0×000000000000000000	B1 ·		
0xfffffffffc005b7c0 ** 0xffffffffc005b8a8 R3: 0xfffffffffffffffff == 0xfffffffffffffffff R4: 0x00000000000000000000000000000000000		==				
0xffffffffffffffffffffffffffffffffffff		**				
0xffffffffc005b7c8 ** 0xffffffffc005b7b0 R6: 0xfffffffffc005b7b0 == 0xffffffffc005b7b0 R7: 0xffffffffc00c2020 ** 0xffffffffc00c2050 R8: 0x000000000000000 == 0x0000000000000 R10: 0x000000000000000 == 0x000000000000 R11: 0x00000000000000 == 0x000000000000 R12: 0x0000000000000000 == 0x00000000000000000 R12: 0x00000000000000000000000000000000000	0xffffffffffffff	==	0xfffffffffffffff	R4:		
0xffffffffc005b7b0 == 0xfffffffc005b7b0 R7: 0xffffffffc00c2020 ** 0xffffffffc00c2050 R8: 0x000000000000000 == 0x000000000000 R10: 0x0ffffffffc005b7b0 == 0xffffffffc005b7b0 R11: 0x00000000000000 == 0x000000000000 R10: 0x00000000000000 == 0xfffffffc005b7b0 R11: 0x000000000000000 == 0x0000000000000 R12: 0x00000000000000000000000000000000000	0x000000000000003	**	0x00000000000000020	R5:		
0xffffffffc00c2020 ** 0xffffffffc00c2050 R8: 0x000000000000000 == 0x000000000000 R10: 0xffffffffc005b7b0 == 0xffffffffc005b7b0 R11: 0x00000000000000 == 0x000000000000 R10: 0x000000000000000 == 0xffffffffc005b7b0 R11: 0x00000000000000 == 0x0000000000000 R12: 0x00000000000000000 == 0x00000000000000000000000000000000000	0xffffffffc005b7c8	**	0xffffffffc005b8b0	R6:		
0x00000000000000000000000000000000000	0xffffffffc005b7b0	==	0xffffffffc005b7b0	R7:		
0x00000000000000 == 0x00000000000000 R10: 0xffffffffc005b7b0 == 0xffffffffc005b7b0 R11: 0x000000000000000 == 0x00000000000000 R12: 0xffffffffc0059a10 == 0xffffffffc0059a10 R13: 0x00000000000000000000000000000000000	0xffffffffc00c2020	**	0xffffffffc00c2050	R8:		
0xffffffffc005b7b0 == 0xffffffffc005b7b0 R11: 0x000000000000000 == 0x0000000000000 R12: 0xffffffffc0059a10 == 0xffffffffc0059a10 R13: 0x0000000000000000 == 0x000000000000000 R14: 0x0000000000000000 == 0x0000000000000 R15: 0x000000000000000 == 0x0000000000000 R16: 0x000000000000000000000 == 0x000000000000000 R15: 0x00000000000000000000000000000000000	0x00000000000000005	**	0x0000000000000022			
0x00000000000000 == 0x00000000000000 R12: 0xffffffffc0059a10 == 0xfffffffc0059a10 R13: 0x000000000000000000 == 0x000000000000000 R14: 0x0000000000000000 == 0x00000000000000 R15: 0x000000000000000 == 0x0000000000000 R16: 0x0000000000000000 = 0x00000000000000 R16: 0x00000000000000000000000000000000000		==				
0xffffffffc0059a10 == 0xfffffffc0059a10 R13: 0x0000000000000000 == 0x00000000000000 R14: 0x000000000000000 == 0x0000000000000 R15: 0x000000000000000 == 0x000000000000 R16: 0x000000000000000 = 0x000000000000 R16: 0x1fffffffc00c2020 ** 0xfffffffc00c2050 R17: 0x000000000000000 ** 0x000000000000 R18: 0xffffffffc00d9fb8 ** 0x0000000000000 R20: 0xffffffffc00d9ef8 ** 0xfffffffc00d5cf0 R21: 0x000000000000000 == 0x000000000000000 R22: 0x0000000000000000 == 0x00000000000000000000000000000000000		==				
0x00000000000000000000000000000000000		==				
0x00000000000000 == 0x00000000000000 R15: 0x000000000000000 ** 0x0000000000000 R16: 0xffffffffc00c2020 ** 0xffffffffc00c2050 R17: 0x000000000000001c ** 0x0000000000000 R18: 0xffffffffc00d9fb8 ** 0x0000000000000 R19: 0x00000000000018 ** 0x0000000000000 R20: 0xffffffffc00d9ef8 ** 0xfffffffc00d5cf0 R21: 0x000000000001 R22: 0x000000000000 R22: 0x00000000000000000000 == 0x0000000000000000000000 R23: 0xffffffffc005c0a0 == 0xffffffffc005c0a0 R24:						
0x000000000000002c ** 0x00000000000008 R16: 0xffffffffc00c2020 ** 0xffffffffc00c2050 R17: 0x0000000000001c ** 0x000000000000 R18: 0xffffffffc00c000000001c ** 0x000000000000 R18: 0xffffffffc00d9fb8 ** 0x0000000000000 R19: 0x000000000000018 ** 0x0000000000000 R20: 0xffffffffc00d9ef8 ** 0xfffffffc00d5cf0 R21: 0x00000000001 R22: 0x0000000000000 R22: 0x00000000000000000 == 0x0000000000000000 R23: 0xffffffffc005c0a0 == 0xffffffffc005c0a0 R24:						
0xffffffffc00c2020 ** 0xfffffffc00c2050 R17: 0x000000000000000 x* 0x0000000000000 R18: 0xffffffffc00d9fb8 ** 0x00000000000000 R19: 0x0000000000000018 ** 0x00000000000000 R20: 0xffffffffc00d9ef8 ** 0xfffffffc00d5cf0 R21: 0x00000000001 R22: 0x000000000000 R22: 0x000000000000000 == 0x0000000000000 R23: 0xffffffffc005c0a0 == 0xffffffffc005c0a0 R24:						
0x00000000000000 ** 0x000000000000 R18: 0xffffffffc00d9fb8 ** 0x0000000000000 R19: 0x000000000000018 ** 0x00000000000000 R20: 0xffffffffc00d9ef8 ** 0xffffffffc00d5cf0 R21: 0x0000000000001 R22: 0x00000000000000000000000000000000000						
0xffffffffc00d9fb8 ** 0x00000000000000 R19: 0x0000000000000018 ** 0x00000000000000 R20: 0xfffffffffc00d9ef8 ** 0xffffffffc00d5cf0 R21: 0x0000000000001 R22: 0x00000000000000000000000000000000000						
0x000000000000018 ** 0x00000000000000000000000000000000000						
0xffffffffc00d9ef8 ** 0xfffffffc00d5cf0 R21: 0x000000041ffd5ee0 ** 0x00000000000000 R22: 0x0000000000000000 == 0x0000000000000 R23: 0xffffffffc005c0a0 == 0xffffffffc005c0a0 R24:						
0x000000041ffd5ee0**0x0000000000000000R22:0x000000000000000==0x0000000000000000R23:0xffffffffc005c0a0==0xffffffffc005c0a0R24:						
0x000000000080000 == 0x00000000080000 R23: 0xfffffffc005c0a0 == 0xfffffffc005c0a0 R24:		**				
0xfffffffc005c0a0 == 0xfffffffc005c0a0 R24:		==				
	0xffffffffc0026c8c	==	0xffffffffc0026c8c	R25:		
0xfffffffc00d9ef8 == 0xfffffffc00d9ef8 R26:						

Figure 1: Output of system state matching test.

4.2.2. Output of Execution Path Test

We face difficulties in debugging if QEMU log is missing instruction log at different points. To ensure that the hypervisor is on the right track we match the Program Counter (PC) values taken by hypervisor and all the PC values taken in qemu log, as shown in figure 2.

📑 🕒 Open 👻 🎍 Save 🚍 🥱 Undo 🧼 🔏 🖶 📋 🔍				
pcPath.txt × 📄 qemu_CompletePcPath3.txt ×				
38 c000ae5c matched				
39 c000ae60 matched				
40 c000ae64 matched				
41 c000ae68 matched				
42 c000ae6c matched				
43 c000ae70 matched				
44 c000ae74 matched				
45 c000ae78 matched				
46 c000ae7c matched				
47 c000ae80 matched				
48 c000ae84 matched				
49 c000ae88 matched				
50 c000ae8c matched				
51 c000ae90 matched				
52 c000ae94 matched				
53 c000ae98 matched				
54 c000ae9c matched				
55 c000aea0 matched				
56 c000aea4 matched				
57 c000aea8 matched				
58 c000aeac matched				
59 c000aeb0 matched				
60 c000aeb4 matched				
61 c000aeb8 matched				
62 c000aebc matched				
63 c000aec0 matched				
64 c000aec4 matched				
65 c000aec8 matched				
66 c000aecc matched				
67 hypervisor c000aed0 mismatched qemu pc c000b074				

Figure 2: Output of Execution Path Test.

4.2.3. Output on Hypervisor Console

During execution, hypervisor makes a call to the code written for console I/O. On console attachment, the binaries, executing within hypervisor, can start printing on the hypervisor console. To validate virtual execution of binaries, hypervisor console output (shown in Figure 3) was compared with that of real host system console.

5. Impact on Project Progress

Although development constraints forced us to change the order of couple of milestones, we are not expecting any impact on overall progress of project. Our progress is quite satisfactory and according to the expectations.

```
root@octeon:/home/Asad_data/hypervisor2-clone# ./dist/Debug/GNU-Linux-x86/hypervisor2-clone
       Loaded binary address...: 0x00000004b883000
REGION ADDR...: 0x00000002ba4c000 REGION SIZE = 0x80
REGION_ADDR...: 0x00000002ba4d000 REGION_SIZE = 0x200
REGION_ADDR...: 0x00000004bc83000 REGION_SIZE = 0x10000000
REGION ADDR...: 0x00000005bc83000 REGION SIZE = 0x80000
REGION ADDR...: 0x00000005bd03000 REGION SIZE = 0x80000
                  :
                  :
U-Boot 1.1.1 (Development build, svnversion: u-boot:exported, exec:exported) (Bu
BIST check passed.
Warning: Board descriptor tuple not found in eeprom, using defaults
EBH5610 board revision major:1, minor:0, serial #: unknown
OCTEON CN56XX-NSP pass 2.0, Core clock: 0 MHz, DDR clock: 0 MHz (0 Mhz data rate
DRAM: 1024 MB
Clearing DRAM..... done
Flash boot bus region not enabled, skipping NOR flash config
                  :
                  :
```

Figure 3: Output on hypervisor console.

~*~*~*~